• Studying the impact of high radiation levels on digital electronics in 65nm CMOS technology is vital for key sub-detectors of the ATLAS and CMS upgrades. A Digital RADiation (DRAD) test chip has been specifically designed to study the impact of Total Ionizing Dose (TID) (< 1 GRad) and Single Event Upset (SEU) on digital logic gates in a 65nm CMOS technology.
Description of DRAD chip
• 9 digital libraries are included, with different properties:
 Number of tracks: 7, 9, 12 and 18 tracks (identified as 7T, 9T, 12T and 18T )  V t flavours: normal (NVT), low (LVT) and high (HVT) V t (threshold voltage).  Device dimensions, increasing transistor length (12T_NVT_2L has transistors of 130nm instead of 60nm, 2x longer respect 12T_NVT) and width (internal transistors of sequential cells of 9T_NVT_2W have a width of 300nm instead of 150nm, 2x wider than 9T_NVT).  18 track library is made with enclosed layout.
• Each library is composed of ten combinational cells and two sequential cells.
Summary
Characterization of radiation effects in 65nm digital circuits with the DRAD digital radiation test chip. Experimental 500MRads
Simulation 500MRads
• Simulations were done using 200 MRads and 500 MRads transistor models from the radiation working group of the RD53 collaboration. • After annealing at room temperature most of the libraries behave better, but after high temperature annealing the delay of the gates increases significantly. • First results of the testing for a total ionizing dose of 200 MRads at room temperature are shown.
Comparison with simulations
• After irradiation, the chip was annealed at room temperature during one week followed by high temperature (100˚C) annealing.
200MRads, room temperature
Test system and X-RAY facility
• Total ionization dose radiation tests have been done in the X-RAY facility at CERN. Tests were done at high dose rate (9 MRads/h).
• Test structures are dynamically changing during irradiation in order to keep each gate in a different state half of the time.
• A test system has been developed based on an Atlys evaluation board, an interface board (uASIC board) in charge of powering the chip, power monitoring and the conversion between signaling standards, and a small carrier board with a wire bonded DRAD chip.
• Delay characterization is performed with an external high speed sampling oscilloscope. • IPbus protocol is used for computer-FPGA communication .
• Communication with oscilloscope is done via SCPI.
